mailwal

London 26 as it happened + new Lab Notes out now

Adiuvo Events
FPGA Horizons Issue 16

London 26 as it happened (+ new Lab Notes out now)

IN ISSUE 16:

London 26 | Lab Notes | Journal | Industry News | Learning | Jobs

For the second time FPGA Horizons in London amazed me. Over 450 people turned up.

The days were jam packed full of technical talks, networking, labs, ground breaking product launches, and if I am honest maybe just a few too many beers in the evening.

But that is what it is all about. It is why we started FPGA Horizons, not only look to the horizon of FPGA development but also bring the community together. I like to think we have done that and the team behind it all (Louise, Susie, Matt, Katy and Michaela) did an excellent job. Thank you. I could not have done it without the team, our sponsors or everyone who attended. I hope you got as much from it as I did.

If you missed the event in London fear not, we will be running FPGA Horizons US next April in MA. Call for Talks is Open and registration will be opening soon, I hope to see you there!

Adam Taylor

As it happened...

What an event! If you missed it, or you were there but missed some of the talks, you can now download all the speaker presentation slides from our website. We've also put together a photo gallery of the occasion.

Latest FPGA Horizons Lab Notes Released

Our series of Lab Notes are proving to be extremely popular. They deliver practical engineering guidance, hands-on walkthroughs, and reproducible workflows for real world FPGA design challenges. If you’d like to explore secure system design or image processing, our two latest Lab Notes are live.

Designing Secure Systems: AES-GCM and Encryption Modes

A practical guide to modern cryptographic system design, explaining AES-GCM, authentication, replay protection, common attack vectors, and the engineering practices required to build secure FPGA-based systems.

Image Processing Concepts for Programmable Logic

An introduction to FPGA image-processing architectures, covering sensors, video pipelines, AXI Stream transport, filtering techniques, and the design methods used to build high-performance vision systems in programmable logic.

FPGA Horizons Journal
Issue 5 Out Now

In case you missed it, Issue 5 of the FPGA Horizons Journal has launched.

Including: What Star Trek can teach us about using AI in FPGA design, The results of the UK FPGA Horizons Salary Survey, and How PCB designers can decouple FPGAs from their BGA restraints.

INDUSTRY NEWS

AMD Brings the Power of Agentic AI to Embedded Design and Development Cycle

AMD introduced AMD Ross™, an agentic AI assistant designed to accelerate the complete embedded development flow – from architecting the design to optimization, debugging, PCB design, schematic review, software, AI and deployment of the actual system.

Altera Brings Defense-Grade Capabilities Across the Agilex FPGA Portfolio

Altera announced the expansion of its Agilex FPGA and SoC FPGA portfolio to support a broader range of aerospace and defense programs. Altera’s defense-grade Agilex FPGAs help system developers meet stringent performance, reliability and environmental requirements while providing the flexibility to adapt to evolving mission needs.

Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure

Lattice Semiconductor announced a collaboration with Arm to enable secure control, management, and platform adaptability for AI infrastructure. Combining Arm® AGI CPU server platforms with Lattice FPGAs and AMI firmware creates a solution that provides advanced security, manageability, connectivity, and flexibility for next-generation AI data center infrastructure.

Macnica SLVS-EC IP Brings Sony’s New IMX742 Sensor to Single-Use Endoscope Designs

Macnica Americas announced that its SLVS-EC interface IP now supports the Sony IMX742, a 1.0 mm x 1.0 mm CMOS image sensor for single-use endoscopes.

Developed in collaboration with Sony, the solution simplifies and accelerates the design of next-generation disposable endoscopes, helping medical device manufacturers address growing demand for safer, higher-performance diagnostic and surgical procedures. The IMX742 uses Sony’s SLVS-EC high-speed digital interface, which is resistant to noise and allows the sensor to transmit video reliably over long, thin cables. Macnica’s SLVS-EC receiver IP - already used in FPGA-based designs for Sony SLVS-EC sensors - now supports the IMX742 on Altera Agilex 5 and AMD Kintex UltraScale+ FPGAs.

LEARNING

Accelerate Time to Market: The AMD UltraScale+™ FPGA Advantage

In this new technical whitepaper, Adam Taylor explores the architecture, design considerations, and integration advantages of AMD Spartan™ UltraScale+™ FPGAs for next-generation edge systems..

Applying Timing Constraints in FPGA Designs Workshop

Do you struggle to identify which constraints are needed for a design or how to properly input them? This BLT workshop will cover how to use features in Vivado, clock domain crossing strategies, and how to get the most out of static timing analysis for Versal devices.

Just launched: AI-powered Tools for FPGA and SoC Development

Pablo Trujillo has launched ai.controlpaths.com, a new project exploring the intersection of FPGA engineering and Artificial Intelligence. He has also created The Gate Array, an FPGA finder where you can search and compare FPGAs by specs.

Accelerating Robotics AI Together: Enclustra and MakarenaLabs with Mercury+ MP1 and Hailo

Optimize robotics performance, power and AI processing with a flexible, distributed compute architecture. This webinar with Microchip, Enclustra and MakarenaLabs, explores how combining an FPGA SoC with a dedicated AI accelerator can deliver the real-time control, sensor processing and AI inference needed for application-specific robotics while helping address power, thermal and cost constraints.

FPGA JOBS

Principal FPGA Engineer (VHDL)

General Dynamics UK LimitedHastings, UK

FPGA Designer

MBDA
Stevenage/Bristol/Bolton, UK

Senior Engineer I - Product

MicrochipCA, United States

FPGA Design & Firmware Engineer

QualcommCA, United States

Senior CPLD/FPGA Engineer, Hardware Design

Celestica International LP
Taipei, Taiwan

Do you have industry news or a job role you would like to share in the next FPGA Horizons monthly newsletter?

Email the details to [email protected]

FPGA Horizons is organised by Adiuvo Events. For more information, contact [email protected].

You received this email because you signed up to our mailing list via our website. Changed your mind?