CXL Shared Memory: Coherent, but Not One Big Machine
Welcome to Engineering Deep Dives — deep, practical content for engineers who want to go beyond the surface.
Engineering Deep Dives
Technical newsletter covering database internals, distributed systems and production architecture, including AlloyDB database architecture.
By Engineering Deep Dives
Latest issues
CXL Memory Bandwidth: Weighted Interleave Explained
Welcome to Engineering Deep Dives — deep, practical content for engineers who want to go beyond the surface.
CXL Memory Pooling: Stranded Memory and Real Savings
Welcome to Engineering Deep Dives — deep, practical content for engineers who want to go beyond the surface.
Memory Tiering in Linux: Promotion, Demotion and Cost
Welcome to Engineering Deep Dives — deep, practical content for engineers who want to go beyond the surface.